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Abstract—In this paper we present a parallel implementation
of a MAP decoder for synchronization error correcting codes. For
a modest implementation effort, we demonstrate a considerable
decoding speedup, up to two orders of magnitude even on
consumer GPUs. This enables the analysis of much larger codes
and worse channel conditions than previously possible, and makes
applications of such codes feasible for software implementations.
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I. INTRODUCTION
While most coding schemes focus on the correction of
substitution errors, the problem of correcting synchronization
errors has seen a recent increase in interest [1]. A key
development has been the concatenated scheme by Davey
and MacKay [2], where a random binary marker sequence
is used by the decoder to determine synchronization. A sparse
representation of the message is then added to this marker se-
quence. We presented a maximum a-posteriori (MAP) decoder
for a generalized construction in [3] with the same asymptotic
complexity as the Davey-MacKay decoder. Improved encod-
ings were later presented in [4]. A significant difficulty that
remains for widespread use of these codes is their decoding
complexity. MAP decoding is achievable but time-consuming,
with complexity dependent on the channel conditions. Initial
attempts at speeding up the decoding either result in sub-
optimal decoding [2] or are based on a speed/memory trade-
off [5]. In both cases the effect on decoding performance
either was not analyzed in detail, or is only known for
particular conditions. An alternative approach is to look at a
parallelization of the MAP algorithm on a graphics processing
unit (GPU) using CUDA [6].
Other MAP decoders have been implemented on GPUs; the
closest to our work are for convolutional codes (as used in
turbo codes) [7], [8] or for general hidden Markov models [9].
However, there are fundamental differences in our application
which require a different approach. First, the state-space in
turbo codes is fixed and generally very small (e.g. [8] uses an
8-state trellis). In our case, the state space can easily run into
hundreds of states for poor channel conditions. Second, the
cited work is for binary codes; our application requires a non-
binary decoder, adding another complexity dimension. Finally,
the branch metric for convolutional codes is trivial to compute,
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so is generally recomputed as needed. In our case this requires
a separate forward pass, and dominates complexity.
This paper starts with general notation and a system descrip-
tion in Section II, followed by a definition of the MAP decoder
and its complexity in Section III. In Section IV we consider
the problem of parallelizing the decoder and analyze the
scalability and expected speedup of this solution in Section V.
Practical results follow in Section VI for two GPU systems,
with conclusions drawn in Section VII.
II. PRELIMINARIES
We use the channel model of [2]. At time t, one bit enters
the channel, and one of three events may happen: insertion
with probability Pi where a random bit is output; deletion with
probability Pd where the input is discarded; or transmission
with probability Pt = 1− Pi − Pd. A substitution occurs in a
transmitted bit with probability Ps. In the case of insertion the
channel remains at time t and is subject to the same events
again, otherwise we proceed to time t+ 1, ready for another
input bit. We define the drift St at time t as the difference
between the number of transmitted bits and the number of
received bits before the events of time t are considered.
For any sequence z we denote arbitrary subsequences as
zba = (za, . . . , zb−1), where zaa = () is an empty sequence. The
juxtaposition of y and z is denoted by y‖z. For n, q,N ∈ N
we assume a message sequence DN0 = (D0, . . . , DN−1),
where each symbol Di ∈ Fq is mapped to a codeword
of length n ≥ 2q by an encoding Ci : Fq →֒ Fn2 for
i = 0, . . . , N − 1. Therefore the message DN0 is encoded as
Xτ0 = C0(D0)‖ · · · ‖CN−1(DN−1), where τ = nN . Note that
a different mapping may be used for each symbol index; in
the Davey-MacKay scheme this is obtained as the addition
of the sparse representation of Di and the section of the
random marker sequence corresponding to the symbol at index
i. This is transmitted over the channel, resulting in the received
sequence Yρ0 , where in general ρ 6= τ .
III. THE MAP DECODER
The MAP decoder of [3] calculates the a posteriori proba-
bility Li(D) of having encoded symbol D ∈ Fq in position i
for 0 ≤ i < N , given the entire received sequence, using:
Li(D) =
1
λN (ρ− τ)
∑
m′,m
σi(m
′,m,D) (1)
λi(m) = αi(m)βi(m) (2)
σi(m
′,m,D) = αi(m
′)γi(m
′,m,D)βi+1(m) (3)
αi(m) =
∑
m′,D
αi−1(m
′)γi−1(m
′,m,D) (4)
2βi(m) =
∑
m′,D
βi+1(m
′)γi(m,m
′, D) (5)
γi(m
′,m,D) = Pr {Di = D}R(Y
n(i+1)+m
ni+m′ | Ci(D)) (6)
where the prior probabilities are denoted by Pr {Di = D}.
The state transition metric is calculated using
R(y˙|x) = α˙n(µ˙− n), where
α˙t(m) =
∑
m′
α˙t−1(m
′) ·Q
(
y˙t+mt−1+m′ |xt−1
)
, (7)
µ˙ is the length of y˙, n is the length of x, and Q(y|x) can be
directly computed from y, x and the channel parameters:
Q(y|x) =


Pd if µ = 0(
Pi
2
)µ−1 (
PtPs +
1
2PiPd
)
if µ > 0, yµ−1 6= x(
Pi
2
)µ−1 (
PtP¯s +
1
2PiPd
)
if µ > 0, yµ−1 = x,
where µ is the length of y and P¯s = 1− Ps.
Since the set of all possible states is unbounded for the
channel considered, a practical implementation has to take
sums over a finite subset, chosen so that only the least
likely states are omitted. We denote the number of states
required for a segment of length T bits by MT . Therefore,
computations (1), (4), and (5) have a state space of size
Mτ while computation (7) has a state space of size Mn.
Similarly, the number of drift changes considered over a single
bit depends on the number of consecutive insertions, and is
denoted by IT for a segment of length T bits. This limits the
connectivity of consecutive states. The precise determination
of the size of the state space is beyond the scope of this paper,
and is left for a separate work.
The α and β computations as given in (4) and (5) have a
very wide numerical range. However, the decoder needs only
the relative values of Li(D) for different D, so we can safely
normalize the α and β metrics as they are computed. For
example, for α the computation (4) is changed to:
αi(m) =
α′i(m)∑
m′ α
′
i(m
′)
(8)
α′i(m) =
∑
m′,D
αi−1(m
′)γi−1(m
′,m,D) (9)
A similar argument applies for the computation of β and α˙.
For typical codeword sizes and channel conditions it is
sufficient to compute (7) at single precision (float). The use
of double precision (double) is indicated for the remaining
equations, particularly for large N and poor channel condi-
tions. This has been verified by simulation, comparing the
decoding error rate with a reference multi-precision imple-
mentation [10]. Therefore float performance has a dominant
effect on computing the γ metric, while double performance
is dominant for the remaining metrics.
The asymptotic complexity of the decoder is given by
O(NnqMτM
2
nIn), where N , n, and q depend only on the
code parameters while Mτ , Mn, and In also depend on the
channel conditions [3]. It was argued in [2] that capping the
number of consecutive insertions to two causes minimal loss
of decoding performance; the same cap was also used in [3],
[11]. However, more advanced constructions require a higher
cap or lifting the restriction [4].
IV. PARALLEL IMPLEMENTATION
The MAP decoder consists of four functions, one for
computing each of the γ, α, β, and L matrices. These depend
on each other, dictating the order of computation. We follow
the usual CUDA notation, where a block is the collection of
threads executing on the same multiprocessor, and a grid is
the set of equally-shaped blocks in a kernel call.
Starting with the γ computation (6), which needs to be
performed first, it can be seen that computation is independent
for each of i, D, m′, m. This facilitates a data-parallel
implementation across any of these variables. For the expected
ranges of i and D it is natural to consider using a grid size N
and block size q. We store the four-dimensional γ matrix as a
flat array in global memory, with indices m′ and m − m′
innermost. This allows each thread to access a contiguous
range of memory sequentially, while separate threads access
regions that are far away from each other. This maximizes
cache re-use as long as the number of concurrent threads is
not greater than the number of cache lines.
The α and β computations pose greater difficulty due to
their recursive nature and the need to normalize. Considering
the pre-normalization computation (9), there is a clear data
dependency across the range of i; however, for any given i
the computation is independent for different values of m. The
expected range of m depends on N , n, and channel error
rate, and can be as high as several hundred. This makes m a
natural candidate for parallelization across blocks, for a grid
size of Mτ . Further, the summation over D can be separated
across threads, with the partial summation over m′ computed
independently for each D, and the final result computed from
these partial sums. This gives a block size of q.
Due to data dependency, for a given i all α′i(m) must be
computed before αi(m) can be determined. The only way
to synchronize across a grid is the completion of a kernel
call [6], so a separate call is required for each i to compute
(9). After each call, a separate kernel is required to perform
normalization (8). This requires two steps: computing the sum
of all α′i, and dividing each α′i by this sum. Both can be
parallelized across a single block of Mτ threads.
A similar argument applies to the computation of β. Further,
α and β can be computed concurrently as there is no data
dependency. On devices supporting concurrent kernel execu-
tion, this can be achieved using streams, but is complicated by
Fermi hardware limitations. A new kernel is only dispatched
if preceding kernels in the same stream have completed. Since
Fermi has only one compute engine queue, if any stream has
more than one kernel scheduled consecutively, the issuer will
stall until the last kernel in the sequence is dispatched. The
kernels for α and β at each index have the same complexity, so
a successful strategy is as follows: schedule the computation
of αi=0 in stream one and of βi=N in stream two, followed by
the normalization of αi=0 in stream one and of βi=N in stream
two. This is repeated, incrementing i for α and decrementing
for β. Concurrent execution improves device utilization when
the grid size for a single kernel call is small.
Finally, the L computation (1) is independent across i, D.
Similarly to the computation of γ, we parallelize this with a
3Table I
SUMMARY OF KERNELS USED IN PARALLEL IMPLEMENTATION.
Kernel Grid size Block size Calls Complexity
Compute γ N q 1 O(nMnIn)
Compute α,β Mτ q N + 1 O(Mn)
Normalize α,β 1 Mτ N + 1 O(Mτ )
Compute L N q 1 O(MτMn)
grid size N and block size q.
V. ANALYSIS
A summary of the kernels used is given in Table I, where it
can be seen that the block size is equal to q or Mτ . Now the
device architecture imposes a hardware limit on the maximum
block size [6], limiting the alphabet sizes and state space
supported by our implementation. Current code constructions
fall well within these limitations, as we will see in Section VI.
We also list in the table the complexity of computations for a
single thread, assuming Mn ≫ In.
The effectiveness of the parallelization depends on the
utilization at various levels. At device level, utilization for
a single kernel depends on the grid size: ideally this is a
multiple of NSM, the number of streaming multiprocessors
(SM). At a SM level, determining the utilization is rather more
complicated. Threads in a block are grouped into warps, and
instructions are issued at warp level: ideally the block size
should be a multiple of the warp size W . However, maxi-
mizing throughput also depends on having enough resident
warps, which is limited by the compute capability and by
the number of registers required per thread. The number of
arithmetic operations that can be executed in parallel depends
on the number of cores per SM, NC, and on the precision.
Furthermore, global memory access has a high latency, so
minimizing data transfers between global memory and the
SM is important. It is also important to organize any global
memory access into optimal patterns to make use of memory
access coalescing.
For the problem considered, the parallelization efficiency
depends on the device specifications and the code parameters;
for some kernels it also depends on the channel conditions.
Consider first the γ computation, which has the highest overall
computational cost. Device usage is optimal when N is a
multiple of NSM, and close to optimal for N ≫ NSM. Under
these conditions, we get an ideal speedup equal to NSM. When
N < NSM, the gain is equal to N . For float, the arithmetic
throughput is equal to NC operations per clock cycle per SM.
Ideally, therefore, the block size q is a multiple of both NC
and W . Under these conditions, and if latency is completely
hidden, we could expect a speedup equal to NC. For q < NC,
we could expect at best a speedup equal to q, and only under
ideal conditions. A similar argument can be applied for the
computation of L, except for the use of double and a lower
potential throughput. Arguments for the computation of α and
β are further complicated by the kernel call overhead.
VI. RESULTS
We determine GPU performance on two Fermi consumer
devices. CPU timings are given for a serial implementation,
Table II
HARDWARE SPECIFICATIONS FOR CPU AND GPU SYSTEMS.
Opteron 2431 GTX 480 GT 520
Processors × cores 2× 6 15× 32 1× 48
Core Speed (GHz) 2.412 1.401 1.62
Memory (MiB) 32 768 1 536 1024
Peak GFLOPs (float) 2.412 (scalar) 672.48 77.76
Peak GFLOPs (double) 2.412 (scalar) 336.24 6.48
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Figure 1. (a) Time to compute γ for q = 32 and p = 10−3 over a range
of N , normalized by a factor NqnMnIn, and (b) ratio of timings on CPU
as compared with GTX 480 and GT 520.
used as a reference for validation of results and speedup
comparisons. Hardware specifications are summarized in Ta-
ble II. The choice of codebook has no impact on the decoding
speed, so we always use the construction of [2]. However,
we do not cap the number of consecutive insertions and
do not perform any path truncation. This considers decoder
complexity under worst-case conditions, as needed for more
advanced constructions. The SM cache has been kept at the
default configuration, where on-chip memory is allocated as
48 KiB of shared memory and 16 KiB of L1 cache. This is
equivalent to 128 lines of cache for each SM.
We consider first the time to compute the γ metric over a
range of N , for fixed q and channel conditions p := Pi = Pd.
To analyze the effect on parallelization efficiency, we plot
the computation time normalized by the expected complexity
in Figure 1a. Note that the normalized CPU time is not
constant as one would expect. This indicates that the expected
complexity is missing some details. This is not surprising,
as the complexity expressions consider only the floating-
point arithmetic, ignoring the computational overhead of loop
handling or memory access. For the GPU timings, note that
maximum efficiency is achieved at N = 8 for the GT 520 and
close to N = 100 for the GTX 480. This means that as the
grid size increases beyond the number of SMs on the device,
performance continues to improve as the additional blocks
allow the device to hide latency more efficiently, until we reach
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Figure 2. (a) Time to compute γ for N = 300 and p = 10−3 over a range
of alphabet sizes, normalized by a factor NqnMnIn, and (b) ratio of timings
on CPU as compared with GTX 480 and GT 520.
eight blocks per SM, the maximum number of resident blocks.
The GPU to CPU speedup under the same conditions is
shown in Figure 1b, together with the peak speedup for a
compute-bound problem on each device. On the GTX 480
for N ≥ 100 the speedup tops out at more than 100× for
p = 10−4; this compares favourably with the theoretical peak
of 278.8×. At a higher p = 10−2 the speedup decreases to
around 70×, indicating a loss of efficiency for larger state
spaces. This is most likely due to the increased access to
global memory. The GT 520 peak performance is achieved at
N = 8, dropping at N = 9, and increasing up to N = 16;
this corresponds to under-utilization of the device in the last
batch, as expected. It is interesting to note that even such a
low-end device can achieve a real performance gain of almost
10×, which compares well with the theoretical peak of 32.2×.
We next vary q for fixed N and channel conditions, as
shown in Figure 2a. Again, the CPU time increases worse than
the complexity expression anticipates. The GTX 480 reaches
maximum efficiency at q = 128, equivalent to four warps
per block, despite a grid size equal to twenty blocks per SM.
The larger block size leads to an increased occupancy and
better latency hiding. Consistent with this, a similar analysis
for N = 15 shows performance improvement beyond q = 128.
The corresponding GPU to CPU speedup is shown in
Figure 2b. As expected the GPU speedup increases with
alphabet size; this is useful, as for a codebook of size (n, q)
compute time increases linearly in n and q while for a given
code rate q increases exponentially with n. Results for the
complete frame decoding time are consistent with those for γ,
which is known to dominate the decoding time.
VII. CONCLUSIONS
We have presented a parallel implementation of a MAP
decoder for synchronization error correcting codes, resulting
in a speedup of around 100×. This allows us to analyse larger
codes and worse channel conditions than previously possible,
and makes applications of these codes more feasible.
Results are given for the Fermi architecture; Kepler [12]
devices have more cores per multiprocessor, usually at a lower
clock rate. However, double throughput per multiprocessor
for current consumer devices has not increased in comparison
with Fermi devices. Per multiprocessor, on such devices we
expect to see a considerable performance improvement at
single-precision, as long as the device is filled, and some drop
in performance at double-precision (due to the slower clock).
The point at which the device is fully utilized for single-
precision is expected to occur at larger N and q.
A number of aspects of this parallelization bear further
analysis. It may be possible to use shared memory to reduce
global memory transfers, improving performance. One may
also improve performance for small q (and large N ) by
computing multiple indexes in a single block. At the other
end, the current limit on q can be overcome by splitting the
alphabet over different blocks. Our implementation assumes
that there is sufficient memory to pre-compute the γ metric;
this can be overcome by computing γ incrementally as needed
by the computations for α, β, and L. This impacts performance
as each γ metric needs to be computed more than once. All
this is the subject of further work.
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